Introduction
After the success of cochlear implants, the field of neurostimulation has rapidly taken off finding new applications in the treatment of brain related disorders [1, 2] and spinal cord neuromodulation [3] . As an alternative to the standard passive electrode leads, active neurostimulation probes, consisting of rigid silicon chips connected with flexible interconnects, have been proposed. The active probes are manufactured by either chip transfer and consequent fabrication of parylene-based interconnects [4] or in a monolithic process using a two-step DRIE (Deep Reactive Ion Etching) release method [5] . In the first approach however, the miniaturization of the implant is limited by issues connected with a manual alignment and handling. In the second method, the design and thus the intrinsic dimensions of the probe are constrained by the differences in etch-rate of large and small structures in the DRIE process.
In this paper we present a manufacturing method that does use the monolithic, wafer-scale approach and at the same time allows for the fabrication of neural probes with unconstrained dimensions.
Materials and Methods
The process for the integration of electronic components into the neural implants starts with the accurate definition of silicon-based islands. Next, Parylene C is used to fabricate a flexible film connecting the predefined structures in silicon. Finally, the semi-flexible device is released using a DRIE process (Figure 1 ). Each of these steps is described in detail in the following subsections.
Precise Definition of the Electronic Components
At the beginning of the fabrication process, number of silicon islands is precisely isolated by implementing a specially developed DRIE process for the fabrication of HAR embedded trenches [6] . First, a 2 µm thick PECVD SiO2 layer is deposited and patterned with submicron size slits to form a mesh-shaped hard mask on an SOI (Silicon On Insulator) wafer with desired device thickness ( Figure 1a) . Next, the silicon chips are precisely defined in a front-side DRI etch by high aspect ratio trenches using the buried oxide (BOX) as an etch-stop layer (Figures 1b and 2a) . The DRIE process was optimized in such a way that in one etch step narrow, individual trenches merge underneath the slits in the hard-etch mask to form large trenches defining the silicon islands. The slits in the remaining ~500 nm thin SiO2 mask are then sealed with a 2 µm layer of PECVD SiO2 (Figure 1c ), which allows for further wafer scale processing. 
Fabrication of the Flexible Interconnection
At this stage, the silicon islands, which can contain almost any type of pre-fabricated active or passive components, are pre-defined in the SOI substrate by the buried trenches. After closure of the slits in the oxide hard-etch mask the surface of the wafer becomes fully planar again, allowing for the fabrication of the flexible interconnects that will mechanically and electrically connect the islands. In the full process flow these biocompatible interconnects would consist of platinum interconnects sandwiched in between two 5 µm thick layers of Parylene C [4] . In this short process flow demonstration the full stack has been replaced by a single 10 µm thick Parylene C film (Figure 1d ).
Device Release and Thinning
The final step in the fabrication process is the device release and the thinning down of the silicon islands, which can serve as a miniature substrates for ASICs, passive components or bond pads for wire connections. In an optimized back-side DRIE process an advance is dry etched in the bulk silicon through a two-step PECVD SiO2 (Figure 1e) . Next, part of the SiO2 hard-etch mask is etched away (Figure 1f ) and consequent bulk thinning until the BOX stop layer is performed in the second DRIE step (Figure 1g) . Then, the partially exposed buried oxide layer is removed (Figure 1h ) and the final silicon substrate thinning and device release is simultaneously performed in the last silicon etch step (Figure 1i) . Lastly, the landing BOX layer (ensuring the precise silicon islands thickness) and the SiO2 layer deposited while closing the trenches are etched away. The flexible device with 80 µm thick silicon islands integrated with parylene interconnects is formed (Figures 1j and 2b ).
Results and Discussion
We have successfully combine the key fabricate steps to manufacture a 11 mm wide, 18 mm long and 80 µm thick proof of concept device (Figure 3 ) composed of:
• 128 small silicon islands (2 mm × 200 µm), defined with the 40 µm wide trenches, that in the final implant will contain high density AC decoupling capacitors for stimulation electrodes.
• 2 large silicon islands (17 mm × 1 mm and 18 mm × 1.1 mm), which can accommodate an ASIC, contain bond pads for wire bonding or allow for device handling during assembly.
• 10 µm thick parylene film, which at the same time connects the multidimensional silicon islands and can contain flexible stimulation electrodes in the large flexible area (17 mm × 5 mm). The fine level of silicon wafer segmentation, and component connection with the parylene film, ensures the device flexibility and enables its wrapping (see Video S1) into an 18 mm long cylindrical structure with a diameter of only 1.3 mm (Figure 4) . The cylinder will eventually form the active electrode tip of a Deep Brain Stimulation probe. 
Conclusions
We have presented a technology concept that can serve as an integration and assembly platform for minimally invasive implantable devices. In the concept, silicon islands of arbitrary shapes and thickness are connected by flexible platinum interconnects sandwiched in between two parylene layers. The technology concept is validated with a non-functional demonstrator presented in this paper. The successful fabrication and rolling of this device into a DBS probe-shape structure proves feasibility of the concept. Further steps comprise the inclusion of the platinum interconnects and the fabrication of the stimulation electrodes. 
